Cyclone III Devices Single-Ended I/O Standard by d.yu on Mi 20 Mai 2015 Category: FPGA Cyclone III Devices Single-Ended I/O Standard 高低电平的判断 简而言之,就是输入电平高于1.7V,就判定为高电平; 对应的低于0.8就是低电平